NON-SPECULATIVE LOAD→LOAD REORDERING IN TSO¹

Alberto Ros

Universidad de Murcia

October 17th, 2017

¹ A. Ros, T. E. Carlson, M. Alipour, and S. Kaxiras, "Non-Speculative Load-Load Reordering in TSO". ISCA, 2017.



Background

OUTLINE

- BACKGROUND
- WRITERSBLOCK
- 3 RESULTS
- 4 Conclusions

PROGRAM ORDER

Background

00000000000

 Programmer intuition: instructions execute in the order they appear in the program

```
THREAD 1
  r0 = X; // load
  r1 = Y; // load
```

PROGRAM ORDER

Background

 Programmer intuition: instructions execute in the order they appear in the program

```
THREAD 1

$r0 = X; // load
$r1 = Y; // load
```

• What happens if the order changes?

```
THREAD 1

$r1 = Y; // load
$r0 = X; // load
```

PROGRAM ORDER

Background

•00000000000

 Programmer intuition: instructions execute in the order they appear in the program

THREAD 1

```
r0 = X; // load
r1 = Y; // load
```

THREAD 2

```
Y = 1; // store X = 1; // store
```

• What happens if the order changes?

THREAD 1

```
$r1 = Y; // load
$r0 = X; // load
```

THREAD 2

```
Y = 1; // store X = 1; // store
```

3/32

TOTAL STORE ORDER (TSO)

Background

- The memory consistency model defines the behavior of the programs
 - In particular, the behavior of the memory operations: load and store

Background

- The memory consistency model defines the behavior of the programs
 - In particular, the behavior of the memory operations: load and store
- x86 processors (Intel, AMD) implement a Total Store Order (TSO)

TSO RULES

- load→load
- store→store
- load→store

TOTAL STORE ORDER (TSO)

Background

- The memory consistency model defines the behavior of the programs
 - In particular, the behavior of the memory operations: load and store
- x86 processors (Intel, AMD) implement a Total Store Order (TSO)

TSO RULES load→load store→store² ● load→store

4/32

² A. Ros and S. Kaxiras, "Racer: TSO Consistency via Race Detection", MICRO, 2016.

TOTAL STORE ORDER (TSO)

Background

- The memory consistency model defines the behavior of the programs
 - In particular, the behavior of the memory operations: load and store
- x86 processors (Intel, AMD) implement a Total Store Order (TSO)



This talk focus on the load → load order.

4/32

² A. Ros and S. Kaxiras, "Racer: TSO Consistency via Race Detection", MICRO, 2016.

Possible results under load→load (e.g. TSO)

INITIALLY X=0, Y=0

lx: r0 = X;

sy: Y = 1;sx: X = 1;

ly: r1 = Y;

Background

Possible results under load→load (e.g. TSO)

Initially X=0, Y=0

lx: \$r0 = X:

sy: Y = 1;

ly: \$r1 = Y;

sx: X = 1;

SIX POSSIBLE INTERLEAVINGS AND VALUES FOR (\$R0, \$R1)

lx	lx	lx	sy	sy	sy
ly	sy	sy	lx	lx	SX
sy	ly	sx	ly	sx	lx
sx	sx	ly	sx	ly	ly
(0,0)	(0,1)	(0,1)	(0,1)	(0,1)	(1,1)

(1,0) is not possible if load→load & store→store

Background

RELAXING LOAD→LOAD

Background

00000000000

INITIALLY X=0, Y=0

lx: r0 = X; | sy: Y = 1;ly: r1 = Y; | sx: X = 1;

SIX POSSIBLE INTERLEAVINGS AND VALUES FOR (\$RO \$R1)

2						
ly	ly	ly	sy	sy	sy	
lx	sy	sy	ly	ly	sx	
sy	lx	sx	lx	sx	ly	
SX	SX	lx	SX	lx	lx	
(0,0)	(0,0)	(1,0)	(0,1)	(1,1)	(1,1)	

(1,0) is possible by relaxing load→load

Background

000000000000

 Waiting for a load to finish to start the execution of the next load is very inefficient

LOAD→LOAD REORDERING

Background

- Waiting for a load to finish to start the execution of the next load is very inefficient
- High-performance processors execute multiple load operations simultaneously
 - Memory level parallelism
- Load operations can execute out of order
- This is correct for single-core processors


LOAD→LOAD REORDERING

Background

000000000000


Background

000000000000




Background

000000000000




Background

000000000000




Background

000000000000




Background

000000000000



Background

000000000000



Background

- In multicore processors reordering loads can affect the expected result
- It is necessary to always maintain the load→load order?

LOAD→LOAD REORDERING

Background

- In multicore processors reordering loads can affect the expected result
- It is necessary to always maintain the load→load order?

```
INITIALLY X=0, Y=0
  r0 = X:
                Y = 1:
  r1 = Y;
                X = 1:
 /* (1,0) not allowed */
```

Background

- In multicore processors reordering loads can affect the expected result
- It is necessary to always maintain the load→load order?

```
INITIALLY X=0, Y=0
 r0 = X:
               Y = 1:
 r1 = Y;
                X = 1;
 /* (1,0) not allowed */
```

```
POSSIBLE EXECUTION
  r0 = Y:
  r1 = X
               X = 1:
  /* (0, 0) allowed */
```

Background

- In multicore processors reordering loads can affect the expected result
- It is necessary to always maintain the load→load order?

```
INITIALLY X=0, Y=0
 r0 = X:
               Y = 1:
 r1 = Y;
                X = 1;
 /* (1,0) not allowed */
```

```
POSSIBLE EXECUTION
  r0 = Y:
               X = 1:
  r1 = X;
  /* (1, 0) not allowed */
```

LOAD→LOAD REORDERING

Background

- In multicore processors reordering loads can affect the expected result
- It is necessary to always maintain the load→load order?

```
INITIALLY X=0, Y=0
              Y = 1;
 r0 = X:
 r1 = Y;
                X = 1;
 /* (1,0) not allowed */
```

```
POSSIBLE EXECUTION
  r0 = Y:
               X = 1:
  r1 = X;
  /* (1, 0) not allowed */
```

No, if the other cores do not see the reordering

RELAXING LOAD→LOAD

Background

000000000000

INITIALLY X=0, Y=0

lx: \$r0 = X; | sy: Y = 1; ly: \$r1 = Y; | sx: X = 1;

SIX POSSIBLE INTERLEAVINGS AND VALUES FOR (\$R0, \$R1)

ly	ly	ly	sy	sy	sy		
lx	sy	sy	ly	ly	sx		
sy	lx	sx	lx	SX	ly		
sx	sx	lx	sx	lx	lx		
(0,0)	(0,0)	(1,0)	(0,1)	(1,1)	(1,1)		

• (1,0) is possible by relaxing load→load

Results


LOAD→LOAD SPECULATION

- Solution: To allow speculative load→load reordering
- Some definitions: performed, ordered, source of speculation (SoS)

LOAD→LOAD SPECULATION

Background


- Solution: To allow speculative load→load reordering
- Some definitions: performed, ordered, source of speculation (SoS)



LOAD→LOAD SPECULATION

Background


- Solution: To allow speculative load→load reordering
- Some definitions: performed, ordered, source of speculation (SoS)



LOAD—LOAD SPECULATION

Background


- Solution: To allow speculative load→load reordering
- Some definitions: performed, ordered, source of speculation (SoS)



LOAD—LOAD SPECULATION

Background


- Solution: To allow speculative load→load reordering
- Some definitions: performed, ordered, source of speculation (SoS)



LOAD→LOAD SPECULATION

Background

- Solution: To allow speculative load→load reordering
- Some definitions: performed, ordered, source of speculation (SoS)



SQUASH AND RE-EXECUTE UPON INVALIDATION


- Current multicore avoid incorrect results
 - With the help of the cache coherence protocol

```
ly
      sy
      SX
lx
 (1,0)
```


Background

SQUASH AND RE-EXECUTE UPON INVALIDATION

- Current multicore avoid incorrect results
 - With the help of the cache coherence protocol




Background




SQUASH AND RE-EXECUTE UPON INVALIDATION

- Current multicore avoid incorrect results
 - With the help of the cache coherence protocol




Background



SQUASH AND RE-EXECUTE UPON INVALIDATION

- Current multicore avoid incorrect results
 - With the help of the cache coherence protocol




Background

0000000000000


SQUASH AND RE-EXECUTE UPON INVALIDATION

- Current multicore avoid incorrect results
 - With the help of the cache coherence protocol




Background

0000000000000



SQUASH AND RE-EXECUTE UPON INVALIDATION

- Current multicore avoid incorrect results
 - With the help of the cache coherence protocol
 - Squashing and re-executing on remote writes




Background

0000000000000

SQUASH AND RE-EXECUTE UPON EVICTIONS

- What happens when a cache block loaded by an M-spec load is evicted?
 - If the directory stops tracking the block, the M-spec load will not receive an invalidation






SQUASH AND RE-EXECUTE UPON EVICTIONS

- What happens when a cache block loaded by an M-spec load is evicted?
 - If the directory stops tracking the block, the M-spec load will not receive an invalidation





SOUASH AND RE-EXECUTE UPON EVICTIONS

- What happens when a cache block loaded by an M-spec load is evicted?
 - If the directory stops tracking the block, the M-spec load will not receive an invalidation
- Solution: Squash and re-execute upon evictions
 - This impacts the performance of sequential applications!!!







Background

000000000000

 Memory-related speculation is the current solution to issue loads out of order while keeping the load→load order

- Memory-related speculation is the current solution to issue loads out of order while keeping the load→load order
- Why is good?

Background

Because squashing is not frequent!

- Memory-related speculation is the current solution to issue loads out of order while keeping the load→load order
- Why is good?

- Because squashing is not frequent!
- Why is bad?
 - Because speculative loads hold critical resources (LQ, RoB)
 - Because the processor needs to keep continuously the rollback path

- Memory-related speculation is the current solution to issue loads out of order while keeping the load→load order
- Why is good?
 - Because squashing is not frequent!
- Why is bad?
 - Because speculative loads hold critical resources (LQ, RoB)
 - Because the processor needs to keep continuously the rollback path

QUESTION

Background

Can we execute loads out of order without speculation and guaranteeing load→load?



- BACKGROUND
- WRITERSBLOCK
- 3 RESULTS
- 4 Conclusions

WRITERSBLOCK ACHIEVEMENT

- Current multicore processors speculatively execute loads out of order
- If a conflict happens, loads are squashed and re-executed

WRITERSBLOCK ACHIEVEMENT

WritersBlock

- Current multicore processors speculatively execute loads out of order
- If a conflict happens, loads are squashed and re-executed

WRITERSBLOCK

Makes possible removing this speculation, executing loads out of order, and making that an executed load is never squashed because of the consistency model


• With the help of the cache coherence protocol

```
ly sy sx lx (1,0)
```

Background

With the help of the cache coherence protocol






Background

With the help of the cache coherence protocol






Background


With the help of the cache coherence protocol

ly sy sx lx (1,0)




• With the help of the cache coherence protocol






• With the help of the cache coherence protocol







- With the help of the cache coherence protocol
 - Blocking and delaying the remote write (WritersBlock)




- With the help of the cache coherence protocol
 - Blocking and delaying the remote write (WritersBlock)
 - Until when? Until the load stop being M-spec



- With the help of the cache coherence protocol
 - Blocking and delaying the remote write (WritersBlock)
 - Until when? Until the load stop being M-spec



- With the help of the cache coherence protocol
 - Blocking and delaying the remote write (WritersBlock)
 - Until when? Until the load stop being M-spec




• What happens upon an eviction? Do we squash loads?





- What happens upon an eviction? Do we squash loads?
 - No, just need to guarantee that the invalidation will arrive upon a remote write






- What happens upon an eviction? Do we squash loads?
 - No, just need to guarantee that the invalidation will arrive upon a remote write
- Solution:
 - Clean blocks implement silent evictions³




³ R. Fernandez-Pascual, A. Ros, and M. E. Acacio, "To Be Silent or Not: On the Impact of Evictions of Clean Data in Cache-Coherent Multicores", Journal of Supercomputing, 2017.


- What happens upon an eviction? Do we squash loads?
 - No, just need to guarantee that the invalidation will arrive upon a remote write
- Solution:
 - Clean blocks implement silent evictions³
 - Dirty blocks write back the data but the directory still keeps track




³ R. Fernandez-Pascual, A. Ros, and M. E. Acacio, "To Be Silent or Not: On the Impact of Evictions of Clean Data in Cache-Coherent Multicores", Journal of Supercomputing, 2017.


- Blocking writes can cause deadlocks
 - If x and y are two words within the same cache line







- Blocking writes can cause deadlocks
 - If x and y are two words within the same cache line







- Blocking writes can cause deadlocks
 - If x and y are two words within the same cache line
 - Solution: Blocked writes allow reads to be resolved







- Blocking writes can cause deadlocks
 - If x and y are two words within the same cache line
 - Solution: Blocked writes allow reads to be resolved





- Blocking writes can cause deadlocks
 - If x and y are two words within the same cache line
 - Solution: Blocked writes allow reads to be resolved





0000000

LIVELOCK

- Resolving reads while blocking writes can cause livelock
 - Resolving a read once the data is invalidated will cause a second invalidation

LIVELOCK

- Resolving reads while blocking writes can cause livelock
 - Resolving a read once the data is invalidated will cause a second invalidation
- Solution
 - Reads resolved through WritersBlock must be non-cacheable
 - and cannot resolve M-spec loads (no invalidation will be received)

Results

DEADLOCK AVOIDANCE

- WRITERSBLOCK cause writes to be blocked
 - Until a load stop being M-speculative
- Deadlocks will not happen if loads cannot be stopped by a pending write miss
- Other blocking causes:
 - MSHR address occupied by write miss ⇒ Duplicate read-write MSHR allocation
 - ullet Full directory/LLC \Rightarrow Non-cacheable loads
 - Atomic Read-Modify-Write ⇒ Non-speculative

CASE OF USE: OUT-OF-ORDER COMMIT


 Out-of-order commit⁴ allows the processor to retire instructions from the reorder buffer (RoB) even if they are not at the head

Results

It cannot retire instructions that may squash

CASE OF USE: OUT-OF-ORDER COMMIT


- Out-of-order commit⁴ allows the processor to retire instructions from the reorder buffer (RoB) even if they are not at the head
- It cannot retire instructions that may squash
- WRITERSBLOCK allows the retirement of out-of-order loads
- Better RoB/LQ usage



⁴ G. B. Bell and M. H. Lipasti, "Deconstructing Commit", ISPASS, 2004.

CASE OF USE: OUT-OF-ORDER COMMIT

- Out-of-order commit⁴ allows the processor to retire instructions from the reorder buffer (RoB) even if they are not at the head
- It cannot retire instructions that may squash
- WRITERSBLOCK allows the retirement of out-of-order loads.
- Better RoB/LQ usage



⁴ G. B. Bell and M. H. Lipasti, "Deconstructing Commit", ISPASS, 2004.

OUTLINE

- BACKGROUND
- WRITERSBLOCK
- 3 RESULTS
- 4 Conclusions

Background

Simulator: GEMS + OoO processor (TSO)

- Simulator: GEMS + OoO processor (TSO)
- 16-core multicore
- Silvermont (32-entry RoB), Nehalem (128-entry RoB), and Haswell (192-entry RoB)

- Simulator: GEMS + OoO processor (TSO)
- 16-core multicore
- Silvermont (32-entry RoB), Nehalem (128-entry RoB), and Haswell (192-entry RoB)
- Benchmarks: Splash-3⁵ and Parsec-3.0

⁵ C. Sakalis, C. Leonardsson, S. Kaxiras, and A. Ros, "Splash-3: A Properly Synchronized Benchmark Suite for Contemporary Research", ISPASS, 2016.



- Simulator: GEMS + OoO processor (TSO)
- 16-core multicore
- Silvermont (32-entry RoB), Nehalem (128-entry RoB), and Haswell (192-entry RoB)
- Benchmarks: Splash-3⁵ and Parsec-3.0
- Protocols

- DIRECTORY: Directory-based MESI protocol
- WRITERSBLOCK: Extensions to DIRECTORY

⁵ C. Sakalis, C. Leonardsson, S. Kaxiras, and A. Ros, "Splash-3: A Properly Synchronized Benchmark Suite for Contemporary Research", ISPASS, 2016.




- Simulator: GEMS + OoO processor (TSO)
- 16-core multicore
- Silvermont (32-entry RoB), Nehalem (128-entry RoB), and Haswell (192-entry RoB)
- Benchmarks: Splash-3⁵ and Parsec-3.0
- Protocols
 - DIRECTORY: Directory-based MESI protocol
 - WRITERSBLOCK: Extensions to DIRECTORY
- Commit technique
 - INORDERCOMMIT
 - OOOCOMMIT

⁵ C. Sakalis, C. Leonardsson, S. Kaxiras, and A. Ros, "Splash-3: A Properly Synchronized Benchmark Suite for Contemporary Research", ISPASS, 2016.



WRITERSBLOCK: BLOCKED WRITES


- Results for INORDERCOMMIT
- Normalized to DIRECTORY






WRITERSBLOCK: BLOCKED WRITES

- Results for InOrderCommit
- Normalized to DIRECTORY
- The larger the RoB, the more misspeculations, and the more blocked writes




WRITERSBLOCK: BLOCKED WRITES

- Results for InOrderCommit
- Normalized to DIRECTORY
- The larger the RoB, the more misspeculations, and the more blocked writes
- Less that 5 blocks per 10,000 stores, on average



WRITERSBLOCK: NON-CACHEABLE DATA


- Results for InOrderCommit
- Normalized to DIRECTORY





WRITERSBLOCK: NON-CACHEABLE DATA


- Results for InOrderCommit
- Normalized to DIRECTORY
- The larger the RoB, the more misspeculations, and the more non-cacheable data






WRITERSBLOCK: NON-CACHEABLE DATA

- Results for InOrderCommit
- Normalized to DIRECTORY
- The larger the RoB, the more misspeculations, and the more non-cacheable data
- $\bullet \approx 1$ non-cacheable data per 100,000 loads, on average




WRITERSBLOCK: NETWORK TRAFFIC

- Results for InOrderCommit
- Normalized to DIRECTORY



WRITERSBLOCK: NETWORK TRAFFIC


- Results for InOrderCommit
- Normalized to DIRECTORY
- Network traffic on par



Results

000000


Normalized to DIRECTORY + INORDERCOMMIT



- Normalized to DIRECTORY + INORDERCOMMIT
- INORDERCOMMIT

Background


WRITERSBLOCK does not increases SQ stalls



- Normalized to DIRECTORY + INORDERCOMMIT
- INORDERCOMMIT
 - WRITERSBLOCK does not increases SQ stalls.
- OOCCOMMIT


Background

 WRITERSBLOCK reduces RoB and LQ stalls on average respect to DIRECTORY



OUT-OF-ORDER COMMIT: EXECUTION TIME


Normalized to DIRECTORY + INORDERCOMMIT



- Normalized to DIRECTORY + INORDERCOMMIT
- INORDERCOMMIT

Background

 WRITERSBLOCK does not harm performance on average respect to DIRECTORY




OUT-OF-ORDER COMMIT: EXECUTION TIME

- Normalized to DIRECTORY + INORDERCOMMIT
- INORDERCOMMIT
 - WRITERSBLOCK does not harm performance on average respect to DIRECTORY
- OOCCOMMIT

Background

 WRITERSBLOCK improves performance by 11% on average respect to DIRECTORY



- 1 BACKGROUND
- 2 WRITERSBLOCK
- 3 RESULTS
- 4 Conclusions

Conclusions

With the help of the cache coherence protocol, and without harming performance, we can execute loads out of order and without speculation, and obtaining results as if the loads were executed in order (LOAD \rightarrow LOAD)

CONCLUSIONS

With the help of the cache coherence protocol, and without harming performance, we can execute loads out of order and without speculation, and obtaining results as if the loads were executed in order $(LOAD \rightarrow LOAD)$

Non-speculative loads can increase performance of out-of-order commit by 11%

Non-Speculative Load \rightarrow Load Reordering in TSO¹

Alberto Ros

Universidad de Murcia

October 17th, 2017

¹ A. Ros, T. E. Carlson, M. Alipour, and S. Kaxiras, "Non-Speculative Load-Load Reordering in TSO". ISCA, 2017.