RACER: TSO CONSISTENCY VIA RACE DETECTION

Alberto Ros¹ Stefanos Kaxiras²

¹Universidad de Murcia aros@ditec.um.es

²Uppsala University stefanos.kaxiras@it.uu.se

Nov 28th, 2016

< ∃ > <

OUTLINE

<ロ> <回> <回> <回> < 回</p>

OUTLINE

E

<ロ> <回> <回> <回> < 回</p>

- Cache coherence problem studied for several decades
- Cache coherence serves as a black box to support strict consistency models: e.g., Sequential Consistency (SC)



э

- Cache coherence problem studied for several decades
- Cache coherence serves as a black box to support strict consistency models: e.g., Sequential Consistency (SC)
 - Single-writer-multiple-readers (SWMR) invariant
 - Invalidation/update of the copies on every write
 - Large amount of traffic \Rightarrow increases energy consumption

- Cache coherence problem studied for several decades
- Cache coherence serves as a black box to support strict consistency models: e.g., Sequential Consistency (SC)
 - Single-writer-multiple-readers (SWMR) invariant
 - Invalidation/update of the copies on every write
 - Large amount of traffic \Rightarrow increases energy consumption

OBSERVATION 1

Most processors offer consistency models weaker than SC

Consistency model
TSO RMO
Cache coherence
SWMR
$$\Rightarrow$$
 Energy

- Cache coherence problem studied for several decades
- Cache coherence serves as a black box to support strict consistency models: e.g., Sequential Consistency (SC)
 - Single-writer-multiple-readers (SWMR) invariant
 - Invalidation/update of the copies on every write
 - Large amount of traffic \Rightarrow increases energy consumption

OBSERVATION 1

Most processors offer consistency models weaker than SC

• Why implement protocols that provide more functionality than necessary?



- Cache coherence problem studied for several decades
- Cache coherence serves as a black box to support strict consistency models: e.g., Sequential Consistency (SC)
 - Single-writer-multiple-readers (SWMR) invariant
 - Invalidation/update of the copies on every write
 - Large amount of traffic \Rightarrow increases energy consumption

OBSERVATION 1

Most processors offer consistency models weaker than SC

- Why implement protocols that provide more functionality than necessary?
- Protocol as a black box?
 - Break the layer between the consistency model and the coherence protocol!



- Simple cache coherence: VIPS-M [Ros & Kaxiras, PACT'12]
 - Strictly request-response ⇒ Simple
 - Allows virtual caches without reverse translation ⇒ Efficient
 - Coherence distributed across cores ⇒ Scalable
 - No directory \Rightarrow Simple and scalable

- Simple cache coherence: VIPS-M [Ros & Kaxiras, PACT'12]
 - Strictly request-response ⇒ Simple
 - Allows virtual caches without reverse translation ⇒ Efficient
 - Coherence distributed across cores ⇒ Scalable
 - No directory \Rightarrow Simple and scalable
- How? Synchronization exposed to the protocol

EXAMPLE OF DRF CODE

 $\begin{array}{c|c} X = 1; \\ \text{SIGNAL(cond)}; \end{array} \quad \begin{array}{c} \text{WAIT(cond)}; \\ \$r1 = X; \end{array}$

- Simple cache coherence: VIPS-M [Ros & Kaxiras, PACT'12]
 - Strictly request-response ⇒ Simple
 - Allows virtual caches without reverse translation ⇒ Efficient
 - Coherence distributed across cores ⇒ Scalable
 - No directory \Rightarrow Simple and scalable
- How? Synchronization exposed to the protocol
- Release: SELF-DOWNGRADE (SD)
 - \Rightarrow Write-through dirty blocks

EXAMPLE OF DRF CODESDX = 1;WAIT(cond);SIGNAL(cond);\$r1 = X;

- Simple cache coherence: VIPS-M [Ros & Kaxiras, PACT'12]
 - Strictly request-response ⇒ Simple
 - Allows virtual caches without reverse translation ⇒ Efficient
 - Coherence distributed across cores ⇒ Scalable
 - No directory \Rightarrow Simple and scalable
- How? Synchronization exposed to the protocol
- Release: SELF-DOWNGRADE (SD)
 - \Rightarrow Write-through dirty blocks
- Acquire: SELF-INVALIDATION (SI) SD X = 1; SIGNAL(cond);
 - \Rightarrow Empty the cache

EXAMPLE OF DRF CODE X = 1; WAIT(cond)

r1 = X;

- Simple cache coherence: VIPS-M [Ros & Kaxiras, PACT'12]
 - Strictly request-response ⇒ Simple
 - Allows virtual caches without reverse translation ⇒ Efficient
 - Coherence distributed across cores ⇒ Scalable
 - No directory \Rightarrow Simple and scalable
- How? Synchronization exposed to the protocol
- Release: SELF-DOWNGRADE (SD)
 - ⇒ Write-through dirty blocks
- Acquire: SELF-INVALIDATION (SI) SD X = 1; SIGNAL(cond);
 - \Rightarrow Empty the cache

OBSERVATION 2

SI & SD are conservatively performed because of static synchronization even if there is no actual value propagation between cores

WAIT(cond) r1 = X;

EXAMPLE OF DRF CODE

ヘロン 人間 とくほ とくほう

SC VERSUS SC-FOR-DRF COHERENCE





<ロ> <回> <回> <回> < 回</p>

SC VERSUS SC-FOR-DRF COHERENCE





First efficient, request-response protocol for all codes

A. Ros & S. Kaxiras	NU
---------------------	----

< ロ > < 同 > < 回 > < 回 >

- load \rightarrow load
- store \rightarrow store
- load \rightarrow store

э

- load \rightarrow load
- store \rightarrow store
- load \rightarrow store
 - Is it always necessary to ensure these rules?

-

- load \rightarrow load
- store \rightarrow store
- load \rightarrow store
 - Is it always necessary to ensure these rules?

CODE EXAMPLE

/* Initially X, Y = 0 */
X = 1;
Y = 1;
/* \$r1 == 1 and \$r2 == 0 not allowed */

3

・ 同 ト ・ ヨ ト ・ ヨ ト

- load \rightarrow load
- store \rightarrow store
- load \rightarrow store
 - Is it always necessary to ensure these rules?

CODE EXAMPLE

/* Initially X, Y = 0 */
X = 1;
Y = 1;
/* \$r1 == 1 and \$r2 == 0 not allowed */

POSSIBLE EXECUTION Y = 1; X = 1; \$r1 = Y; \$r2 = X; /* (1, 1) allowed */

<ロ> <同> <同> < 同> < 同>

- load \rightarrow load
- store \rightarrow store
- load \rightarrow store
 - Is it always necessary to ensure these rules?

CODE EXAMPLE

/* Initially X, Y = 0 */
X = 1;
Y = 1;
/* \$r1 == 1 and \$r2 == 0 not allowed */

 POSSIBLE EXECUTION

 Y = 1;

 \$r1 = Y;

 X = 1;

 /* (1, 0) not allowed */

- load \rightarrow load
- store \rightarrow store
- load \rightarrow store

OBSERVATION 3

Memory operations can be safely reordered as long as they are not observed by other cores

• Is it always necessary to ensure these rules?

CODE EXAMPLE

/* Initially X, Y = 0 */
X = 1;
Y = 1;
/* \$r1 = Y;
*r2 = X;
/* \$r1 == 1 and \$r2 == 0 not allowed */

 POSSIBLE EXECUTION

 Y = 1;

 \$r1 = Y;

 X = 1;

 /* (1, 0) not allowed */

э

OUTLINE

E

<ロ> <回> <回> <回> < 回</p>

- A novel way of supporting TSO consistency (Obs.1)
 - \Rightarrow At the cache coherence protocol level

- A novel way of supporting TSO consistency (Obs.1)
 - \Rightarrow At the cache coherence protocol level
- We start with a very simple request-response protocol
 - \Rightarrow Order enforced on SI & SD

- A novel way of supporting TSO consistency (Obs.1)
 - \Rightarrow At the cache coherence protocol level
- We start with a very simple request-response protocol
 - \Rightarrow Order enforced on SI & SD
- When it is necessary to enforce order?
 - ⇒ In SC-for-DRF conservatively on synchronization (Obs.2)

- A novel way of supporting TSO consistency (Obs.1)
 - \Rightarrow At the cache coherence protocol level
- We start with a very simple request-response protocol
 - \Rightarrow Order enforced on SI & SD
 - When it is necessary to enforce order?
 - ⇒ In SC-for-DRF conservatively on synchronization (Obs.2)
 - ⇒ In RACER only when it is possible to see a reordering (Obs.3)
 - ⇒ On actual (read-after-write) RAW races



- A novel way of supporting TSO consistency (Obs.1)
 - \Rightarrow At the cache coherence protocol level
- We start with a very simple request-response protocol
 - \Rightarrow Order enforced on SI & SD
 - When it is necessary to enforce order?
 - ⇒ In SC-for-DRF conservatively on synchronization (Obs.2)
 - ⇒ In RACER only when it is possible to see a reordering (Obs.3)
 - ⇒ On actual (read-after-write) RAW races



- A novel way of supporting TSO consistency (Obs.1)
 - \Rightarrow At the cache coherence protocol level
- We start with a very simple request-response protocol
 - \Rightarrow Order enforced on SI & SD
 - When it is necessary to enforce order?
 - ⇒ In SC-for-DRF conservatively on synchronization (Obs.2)
 - ⇒ In RACER only when it is possible to see a reordering (Obs.3)
 - ⇒ On actual (read-after-write) RAW races



- A novel way of supporting TSO consistency (Obs.1)
 - ⇒ At the cache coherence protocol level
- We start with a very simple request-response protocol
 - \Rightarrow Order enforced on SI & SD
 - When it is necessary to enforce order?
 - ⇒ In SC-for-DRF conservatively on synchronization (Obs.2)
 - ⇒ In RACER only when it is possible to see a reordering (Obs.3)
 - ⇒ On actual (read-after-write) RAW races



- A novel way of supporting TSO consistency (Obs.1)
 - \Rightarrow At the cache coherence protocol level
- We start with a very simple request-response protocol
 - \Rightarrow Order enforced on SI & SD
 - When it is necessary to enforce order?
 - ⇒ In SC-for-DRF conservatively on synchronization (Obs.2)
 - ⇒ In RACER only when it is possible to see a reordering (Obs.3)
 - ⇒ On actual (read-after-write) RAW races



- A novel way of supporting TSO consistency (Obs.1)
 - \Rightarrow At the cache coherence protocol level
- We start with a very simple request-response protocol
 - \Rightarrow Order enforced on SI & SD
 - When it is necessary to enforce order?
 - ⇒ In SC-for-DRF conservatively on synchronization (Obs.2)
 - ⇒ In RACER only when it is possible to see a reordering (Obs.3)
 - ⇒ On actual (read-after-write) RAW races



- A novel way of supporting TSO consistency (Obs.1)
 - \Rightarrow At the cache coherence protocol level
- We start with a very simple request-response protocol
 - \Rightarrow Order enforced on SI & SD
- When it is necessary to enforce order?
 - ⇒ In SC-for-DRF conservatively on synchronization (Obs.2)
 - ⇒ In RACER only when it is possible to see a reordering (Obs.3)
 - ⇒ On actual (read-after-write) RAW races
- Consistency only enforced for shared data [Singh et al. ISCA'12]





<ロ> <回> <回> <回> < 回</p>

A. ROS & S. Kaxiras	A. I	Ros	& S.	Kaxi	iras
---------------------	------	-----	------	------	------

NUMAScale @ Oslo, Norway

Nov 28th, 2016 10 / 22

æ



э





э

(a)




э.



э



э





э

< ロ > < 同 > < 回 > < 回 >

- \bigcirc Basic operation \Rightarrow Request-response protocol for TSO
- But it has two efficiency problems

- \bigcirc Basic operation \Rightarrow Request-response protocol for TSO
- But it has two efficiency problems
 - Write-through \Rightarrow Traffic, energy
 - Solution: Coalesce, but keep TSO order

- \bigcirc Basic operation \Rightarrow Request-response protocol for TSO
- But it has two efficiency problems
 - Write-through \Rightarrow Traffic, energy
 - Solution: Coalesce, but keep TSO order
 - **2** L1 hits cannot detect races \Rightarrow Starvation
 - Solution: Check-for-race, but efficient

- How to coalesce without violating TSO order?
 - Write coalescing violates the $tore \rightarrow tore$ order

- How to coalesce without violating TSO order?
 - Write coalescing violates the $\mathtt{store}{\rightarrow}\mathtt{store}$ order
- Only a problem if someone sees the reordering (Obs.3)
- Solution: COLLAPSED ORDER
 - ⇒ Allows to coalesce non-consecutive stores
 - ⇒ By not allowing observing reorderings



э



э













< ロ > < 同 > < 三 > < 三

• In RACER, SELF-INVALIDATION is performed on RAW races

• Cache hits prevent the detection of races \Rightarrow Starvation

- In RACER, SELF-INVALIDATION is performed on RAW races
 - Cache hits prevent the detection of races \Rightarrow Starvation
- To guarantee progress, it is necessary to check for races even in the case of hits
 - RACER issues a CHECK-RACE request after a timeout

- In RACER, SELF-INVALIDATION is performed on RAW races
 - Cache hits prevent the detection of races \Rightarrow Starvation
- To guarantee progress, it is necessary to check for races even in the case of hits
 - RACER issues a CHECK-RACE request after a timeout
- Large timeouts delay observing new values

Slow write propagation

- In RACER, SELF-INVALIDATION is performed on RAW races
 - Cache hits prevent the detection of races ⇒ Starvation
- To guarantee progress, it is necessary to check for races even in the case of hits
 - RACER issues a CHECK-RACE request after a timeout
- Large timeouts delay observing new values
 - Slow write propagation
- RACE PREDICTOR to check more frequently racy operations
 ③ Fast propagation of writes

• Load \rightarrow Load

- SI of (shared) cached copies on races
- Only when the race actually happens

- Load \rightarrow Load
 - SI of (shared) cached copies on races
 - Only when the race actually happens
- Store \rightarrow Store
 - Writes are constantly SD in COLLAPSED ORDER
 - Store coalescing is allowed

- Load \rightarrow Load
 - SI of (shared) cached copies on races
 - Only when the race actually happens
- Store \rightarrow Store
 - Writes are constantly SD in COLLAPSED ORDER
 - Store coalescing is allowed
- Load \rightarrow Store
 - SD performed after all previous loads are resolved

OUTLINE

æ

< ≣

< ロ > < 回 > < 回 >

• 64-core tiled-CMP (GEMS simulator)

- L1 (private): 32KB 4-way
- LLC (shared): 256KB 16-way (per tile)
- RAWR DETECTOR: 256-byte bloom filter
- RACER overhead: ≈18KB per tile
- Benchmarks: Splash-3 and Parsec-2.1
- Protocols evaluated:
 - MESI: Directory-based SC protocol
 - MESI-TSO: Directory-based TSO protocol
 - VIPS-M: SC-for-DRF protocol
 - RACER: TSO protocol

EXECUTION TIME

Normalized to MESI



EXECUTION TIME

- Normalized to MESI
- VIPS-M: Conservative SI & SD results in dramatic slow-downs for Fluidanimate and Canneal (Obs.2)



EXECUTION TIME

- Normalized to MESI
- VIPS-M: Conservative SI & SD results in dramatic slow-downs for Fluidanimate and Canneal (Obs.2)
- RACER \approx non-scalable MESI-TSO
- RACER: better performance than VIPS-M, while providing stronger consistency, but only when needed at run time



- Energy of TLBs, L1 caches, network, LLC, and RAWR
- Normalized to MESI



- Energy of TLBs, L1 caches, network, LLC, and RAWR
- Normalized to MESI
- RACER gets the best from MESI-TSO and VIPS-M



- Energy of TLBs, L1 caches, network, LLC, and RAWR
- Normalized to MESI
- RACER gets the best from MESI-TSO and VIPS-M
 - TLB consumption mitigated by using virtual caches (as VIPS-M)



ENERGY CONSUMPTION

- Energy of TLBs, L1 caches, network, LLC, and RAWR
- Normalized to MESI
- RACER gets the best from MESI-TSO and VIPS-M
 - TLB consumption mitigated by using virtual caches (as VIPS-M)
 - LLC and network consumption of MESI-TSO (runtime synchronization)



OUTLINE

æ

< ≣

< ロ > < 回 > < 回 >
RACER is a novel way of providing TSO consistency
First efficient, request-response protocol for TSO

- RACER is a novel way of providing TSO consistency
 - ⇒ First efficient, request-response protocol for TSO
- Main benefits of RACER
 - ⇒ No indirection: supports low-cost virtual caches
 - ⇒ No timestamps: collapsed order
 - ⇒ Fast write propagation thanks to race prediction
 - \Rightarrow Low area overhead

- RACER is a novel way of providing TSO consistency
 - ⇒ First efficient, request-response protocol for TSO
- Main benefits of RACER
 - ⇒ No indirection: supports low-cost virtual caches
 - ⇒ No timestamps: collapsed order
 - ⇒ Fast write propagation thanks to race prediction
 - ⇒ Low area overhead
- More in the paper
 - ⇒ Implementation of a distributed RAWR
 - ⇒ Implementation for OoO cores with speculation

RACER: TSO CONSISTENCY VIA RACE DETECTION

Alberto Ros¹ Stefanos Kaxiras²

¹Universidad de Murcia aros@ditec.um.es

²Uppsala University stefanos.kaxiras@it.uu.se

Nov 28th, 2016

< 同 > < 三 >



<ロ> <回> <回> <回> < 回</p>

NETWORK TRAFFIC



э

<ロ> <回> <回> <回> < 回</p>

SENSITIVITY



Nov 28th, 2016 25 / 22

<ロ> <同> <同> < 同> < 同> < 同

Protocol	Strength	DRF	Dir	Time-	Broad-	Indirection	Slow
				stamps	cast		release

э

★ ∃ → < ∃</p>

< < >> < <</>

Protocol	Strength	DRF	Dir	Time-	Broad-	Indirection	Slow
				stamps	cast		release
DIRECTORY	SC	_	1	—	_	1	

• DIR: Non-scalable directory memory overhead

• INDIRECTION: Latency, complexity (protocol states, virtual caches require reverse translation)

A. 105 & S. Nakita	Α.	Ros	& S	. Ka	ixiras
--------------------	----	-----	-----	------	--------

Protocol	Strength	DRF	Dir	Time- stamps	Broad- cast	Indirection	Slow release
DIRECTORY SNOOPING	SC SC	_	✓	_		5	_

- DIR: Non-scalable directory memory overhead
- BROADCAST: Increases traffic and energy consumption
- INDIRECTION: Latency, complexity (protocol states, virtual caches require reverse translation)

Protocol	Strength	DRF	Dir	Time-	Broad-	Indirection	Slow
				stamps	cast		release
DIRECTORY	SC	_	1			1	_
SNOOPING	SC	_	—	_	1	1	_
DENOVO [ASPLOS'15]	SC-for-DRF	1	—	—	_	1	_
VIPS/CALLBACKS [ISCA'15]	SC-for-DRF	1	—	_	_	—	_

- DRF: Not widely supported, software cooperation, conservative
- DIR: Non-scalable directory memory overhead
- BROADCAST: Increases traffic and energy consumption
- INDIRECTION: Latency, complexity (protocol states, virtual caches require reverse translation)

Protocol	Strength	DRF	Dir	Time- stamps	Broad- cast	Indirection	Slow release
DIRECTORY	SC	_	1	_	_	1	
SNOOPING	SC	_	—	_	1	1	_
DENOVO [ASPLOS'15]	SC-for-DRF	1	—	—	_	1	_
VIPS/CALLBACKS [ISCA'15]	SC-for-DRF	1	—	—	_	_	_
TSO-CC [HPCA'14]	TSO	—	—	1	1	1	1
TARDIS 2.0 [PACT'16]	TSO	_	—	1	_	1	1

- DRF: Not widely supported, software cooperation, conservative
- DIR: Non-scalable directory memory overhead
- TIMESTAMPS: Size (L1), rollback, evictions
- BROADCAST: Increases traffic and energy consumption
- INDIRECTION: Latency, complexity (protocol states, virtual caches require reverse translation)
- SLOW RELEASE: Slowdown application progress (performance)

Protocol	Strength	DRF	Dir	Time- stamps	Broad- cast	Indirection	Slow release
DIRECTORY	SC	_	1	_	_	1	_
SNOOPING	SC	_	—	—	1	1	_
DENOVO [ASPLOS'15]	SC-for-DRF	1	—	—	_	1	_
VIPS/CALLBACKS [ISCA'15]	SC-for-DRF	1	—	—	_	_	_
TSO-CC [HPCA'14]	TSO	_	—	1	1	1	1
TARDIS 2.0 [PACT'16]	TSO	_	_	1		1	1
RACER	TSO	—	—	_	_	—	—

- DRF: Not widely supported, software cooperation, conservative
- DIR: Non-scalable directory memory overhead
- TIMESTAMPS: Size (L1), rollback, evictions
- BROADCAST: Increases traffic and energy consumption
- INDIRECTION: Latency, complexity (protocol states, virtual caches require reverse translation)
- SLOW RELEASE: Slowdown application progress (performance)



э

(a)





< ロ > < 同 > < 三 > < 三



< ロ > < 同 > < 回 > < 回 >



- (E

• □ ▶ • □ ▶ • □ ▶



< ロ > < 同 > < 回 > < 回 >



< ロ > < 同 > < 回 > < 回 >



(a)



< ロ > < 同 > < 回 > < 回 >





(a)